



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/748,298	12/31/2003	Peter Hazucha	INTEL-0057	8425
34610	7590	07/20/2005	EXAMINER	
FLESHNER & KIM, LLP P.O. BOX 221200 CHANTILLY, VA 20153			NGUYEN, LINH M	
			ART UNIT	PAPER NUMBER
			2816	

DATE MAILED: 07/20/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/748,298

Applicant(s)

HAZUCHA ET AL

Examiner

Linh M. Nguyen

Art Unit

2816

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 06 June 2005.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-3,5-10,12-14 and 17-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 5-10,12-14 and 17-27 is/are allowed.
- 6) ☒ Claim(s) 1-3 and 28-30 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 31 December 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Claims 1-3, 5-10, 12-14 and 17-30 are presented in the instant application according to the Applicants' amendment filing on 06/06/2005.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-3 and 28-30 are rejected under 35 U.S.C. 102(b) as being anticipated by Eitrheim (U.S. Patent No. 5,638,016).

With respect to claim 1, Eitrheim discloses, in Figs. 1 and 7, a circuit and its corresponding method, the circuit comprising a first delay line [$\Delta 1$] to delay a clock signal [Input Clock] by a first amount of time [$\Delta 1$]; a second delay line [$\Delta 2$] to delay the clock signal by a second amount of time [$\Delta 1$]; and a signal processor [28] to generate a timing signal [$\Phi 1$] from the clock signal, the timing signal having a first edge controlled by the delayed clock signal generated by the first delay line and a second edge controlled by the delayed clock signal generated by the second delay line (*Fig. 7*); and a controller to change at least one of the first and second amounts of time in the delay lines to adjust a position of at least a corresponding one of the first and second edges of the timing signal [circuit generates signal 4].

With respect to claim 2, Eitrheim discloses, in *Fig. 7*, that the timing signal assumes different logical values over a predetermined time period.

With respect to claim 3, Eitrheim discloses, in Fig. 7, that the timing signal assumes a first logical value for a longer duration than a second logical value over the time period.

With respect to claims 28 and 30, Eitrheim discloses, in Figs. 1 and 7, a system comprising a first circuit [memory, RAM, col. 1, line 52], and a second circuit [Fig. 1] coupled to the first circuit comprising (a) a first delay line [$\Delta 1$] to delay a clock signal by a first amount of time [$\Delta 1$]; (b) a second delay line [$\Delta 2$] to delay the clock signal by a second amount of time [$\Delta 2$]; (c) a signal processor [28] to generate a timing signal [$\Phi 1$] from the clock signal, the timing signal having a first edge controlled by the delayed clock signal generated by the first delay line and a second edge controlled by the delayed clock signal generated by the second delay line; and (d) a controller [circuit generates signal 4] to change at least one of the first and second amounts of time in the delay lines to adjust a position of at least a corresponding one of the first and second edges of the timing signal, wherein the timing signal controls operation of the first circuit.

With respect to claim 29, Eitrheim discloses, in Figs. 1 and 7, that the timing signal assumes different logical values over a predetermined time period, and wherein each logical value controls a different function of the first circuit.

Allowable Subject Matter

2. Claims 5-10, 12-14, and 17-27 are allowed.
3. The following is a statement of reasons for the indication of allowable subject matter:
The closest prior art of record does not show or fairly suggest:

Art Unit: 2816

- a) A circuit, in which the interim timing signal has a period which is substantially twice as long as the period of the clock signal, in combination with the remaining claimed limitations, as called for in claim 5;
- b) A signal processing method including a step of generating a timing signal from the interim timing signal, in which the interim timing signal is periodic with a period which is substantially twice as long as the period of the clock signal, in combination with the remaining claimed limitations, as called for in claim 12;
- e) A circuit, in which a timing circuit to control input of a voltage signal through a switch, and a signal processor to generate a timing signal and different portions of the timing signal independently control input of the voltage signal through the switch, as called for in independent claim 21; and
- f) A method including a step of controlling input of a voltage signal into a level converter based on a timing signal, in which different portions of the timing signal independently control switching of the voltage signal into the level converter, as called for in independent claim 24.

Remarks

- 4. Indicated allowable subject matter claimed in previous dependent claim 11 now being incorporated in independent claims 1 and 28 has now been rejected as disclosed in prior art to Eitrheim as set forth in the office action.

Art Unit: 2816

Inquiry

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh M. Nguyen whose telephone number is (571) 272-1749. The examiner can normally be reached on Alternate Mon, Tuesday - Friday from 7:00 to 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

LMN



**LINH MY NGUYEN
PRIMARY EXAMINER**